

**ADC TRANSFER FUNCTION PROVIDING IMPROVED DYNAMIC REGULATION  
IN A SWITCHED MODE POWER SUPPLY**

**RELATED APPLICATION DATA**

5        This application is a continuation-in-part of co-pending application Serial No. 10/361,667, filed February 10, 2003, for DIGITAL CONTROL SYSTEM AND METHOD FOR SWITCHED MODE POWER SUPPLY. This application also relates to co-pending application Serial No. 10/361,452, filed February 10, 2003, for DIGITAL SIGNAL PROCESSOR ARCHITECTURE OPTIMIZED FOR CONTROLLING SWITCHED  
10      MODE POWER SUPPLY, filed concurrently herewith, the subject matter of which is incorporated by reference herein.

**BACKGROUND OF THE INVENTION**

**1. Field of the Invention**

The present invention relates to power supply circuits, and more particularly to  
15 digital control systems and methods for switched mode power supply circuits.

**2. Description of Related Art**

Switched mode power supplies are known in the art to convert an available direct current (DC) or alternating current (AC) level voltage to another DC level voltage. A buck converter is one particular type of switched mode power supply that provides a  
20 regulated DC output voltage to a load by selectively storing energy in an output inductor coupled to the load by switching the flow of current into the output inductor. It includes two power switches that are typically provided by MOSFET transistors. A filter capacitor coupled in parallel with the load reduces ripple of the output current. A pulse width modulation (PWM) control circuit is used to control the gating of the power switches in  
25 an alternating manner to control the flow of current in the output inductor. The PWM control circuit uses signals communicated via a feedback loop reflecting the output

voltage and/or current level to adjust the duty cycle applied to the power switches in response to changing load conditions.

Conventional PWM control circuits are constructed using analog circuit components, such as operational amplifiers, comparators and passive components like resistors and capacitors for loop compensation, and some digital circuit components like logic gates and flip-flops. But, it is desirable to use entirely digital circuitry instead of the analog circuit components since digital circuitry takes up less physical space, draws less power, and allows the implementation of programmability features or adaptive control techniques. A conventional digital control circuit includes an analog-to-digital converter (ADC) that converts an error signal representing the difference between a signal to be controlled (e.g., output voltage ( $V_o$ )) and a reference into a digital signal having  $n$  bits. The digital control circuit uses the digital error signal to control a digital pulse width modulator, which provides control signals to the power switches having a duty cycle such that the output value of the power supply tracks the reference. In order to keep the complexity of the PWM control circuit low, it is desirable to hold the number of bits of the digital signal to a small number. At the same time, however, the number of bits of the digital signal needs to be sufficiently high to provide resolution good enough to secure precise control of the output value. Moreover, the ADC needs to be very fast to respond to changing load conditions. Current microprocessors exhibit supply current slew rates of up to  $20 \text{ A}/\mu\text{s}$ , and future microprocessors are expected to reach slew rates greater than  $350 \text{ A}/\mu\text{s}$ , thereby demanding extremely fast response by the power supply.

Single stage (i.e., flash) ADC topologies are utilized in power supply control circuit applications since they have very low latency (i.e., overall delay between input and output for a particular sample). If a standard flash ADC device is used to quantize the full range of regulator output voltage with desired resolution (e.g.,  $5 \text{ mV}$ ), the device will necessarily require a large number of comparators that will dissipate an undesirable amount of power. Under normal operation, the output voltage  $V_o$  of the regulator remains within a small window, which means that the ADC need not have a high

resolution over the entire range. Accordingly, a "windowed" ADC topology permits high resolution over a relatively small voltage range tracked by a reference voltage ( $V_{ref}$ ). Since the quantization window tracks the reference voltage  $V_{ref}$ , the signal produced by the ADC will be the voltage error signal. Thus, the windowed ADC provides the dual  
5 functions of the ADC and error amplifier, resulting in a further reduction of components and associated power dissipation.

Notwithstanding these advantages, a drawback with the windowed ADC topology is that the device can go into saturation due to transient load conditions that cause the window ranges to be exceeded. By way of example, a 4-bit windowed ADC has a least  
10 significant bit (LSB) resolution of roughly 5 mV. This means that an output voltage error of as low as  $\pm 40$  mV pushes the ADC into saturation. The ADC would then continue to reflect the same error signal (i.e., maximum) even though the actual error could grow even larger, referred to as a "windup" condition of the digital control system. The reaction of the feedback loop in this windup condition can be difficult to predict, since  
15 without accurate information about the error size the digital control system no longer functions as a linear system. This behavior can be particularly harmful, since it can damage the load due to overcurrent and/or overvoltage, and can also damage the power supply itself.

Thus, it would be advantageous to provide a system and method for digitally  
20 controlling a switched mode power supply that overcomes these and other drawbacks of the prior art. More specifically, it would be advantageous to provide a system and method for digitally controlling a switched mode power supply having a windowed ADC topology that can maintain accurate voltage regulation during ADC saturation caused by transient load conditions.

25 SUMMARY OF THE INVENTION

The present invention provides a switched mode power supply having a digital control system. More particularly, the power supply comprises at least one power switch adapted to convey power between input and output terminals of the power

supply, and a digital controller adapted to control operation of the at least one power switch responsive to an output measurement of the power supply.

The digital controller comprises an analog-to-digital converter providing a digital error signal representing a voltage difference between the output measurement and a reference value, a digital filter providing a digital control output based on a sum of previous error signals and previous control outputs, an error controller adapted to modify operation of the digital filter upon an error condition, and a digital pulse width modulator providing a control signal to the power switch having a pulse width corresponding to the digital control output. The analog-to-digital converter further comprises a windowed flash analog-to-digital converter having a transfer function defining a relationship between the voltage difference and corresponding digital values. The transfer function provides a substantially linear region at a center of a corresponding error window.

In an embodiment of the invention, the transfer function of the analog-to-digital converter further comprises a first step size in the center of the error window and at least one other step size in a peripheral region of the error window that is larger than the first step size. The first step size and the other step sizes may each reflect a linear relationship between the voltage difference and the corresponding digital values. Alternatively, the first step size may reflect a linear relationship between the voltage difference and the corresponding digital values, and the other step sizes may each reflect a non-linear relationship between the voltage difference and the corresponding digital values.

In another embodiment of the invention, a method is provided for controlling a power supply having at least one power switch adapted to convey power between input and output terminals of the power supply. The method comprises the steps of receiving an output measurement of the power supply, sampling the output measurement to provide a digital error signal corresponding to a voltage difference between the output measurement and a reference value in accordance with a transfer function defining a relationship between the voltage difference and corresponding digital values, the

transfer function having a substantially linear region at a center of a corresponding error window, filtering the digital error signal to provide a digital control output based on a sum of previous error signals and previous control outputs, and providing a control signal to the at least one power switch, the control signal having a pulse width  
5 corresponding to the digital control output. The transfer function may further comprise a first step size in the center of the error window and at least one other step size in a peripheral region of the error window, with the other step sizes each being larger than the first step size. The first step size and the other step sizes may each have a linear relationship between the voltage difference and the corresponding digital values.  
10 Alternatively, the first step size may reflect a linear relationship between the voltage difference and the corresponding digital values, and the other step sizes may each reflect a non-linear relationship between the voltage difference and the corresponding digital values.

A more complete understanding of the system and method for digitally controlling  
15 a switched mode power supply having an ADC transfer function selected to provide improved dynamic range will be afforded to those skilled in the art, as well as a realization of additional advantages and objects thereof, by a consideration of the following detailed description of the preferred embodiment. Reference will be made to the appended sheets of drawings, which will first be described briefly.

20 BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 depicts a switched mode power supply having a digital control circuit;

Fig. 2 depicts a windowed flash ADC that provides high and low saturation signals;

25 Fig. 3 depicts a digital controller having an infinite impulse response filter and error controller;

Fig. 4 is a graph depicting a linear ADC transfer function;

Fig. 5 is a graph depicting a linear ADC transfer function with an increased step size at the window boundaries in accordance with an embodiment of the invention; and

Fig. 6 is a graph depicting a non-linear ADC transfer function with increased step size and increased gain at the window boundaries in accordance with another embodiment of the invention.

#### DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

5       The present invention provides a method for digitally controlling a switched mode power supply. More specifically, the invention provides a method for digitally controlling a switched mode power supply having a windowed ADC topology that maintains accurate regulation during ADC saturation caused by transient load conditions. In the detailed description that follows, like element numerals are used to describe like  
10 elements illustrated in one or more figures.

Fig. 1 depicts an exemplary switched mode power supply 10 having a digital control circuit in accordance with an embodiment of the present invention. The power supply 10 comprises a buck converter topology to convert an input DC voltage  $V_{in}$  to an output DC voltage  $V_o$  applied to a resistive load 20 ( $R_{load}$ ). The power supply 10  
15 includes a pair of power switches 12, 14 provided by MOSFET devices. The source terminal of the high side power switch 12 is coupled to the input voltage  $V_{in}$ , the source terminal of the low side power switch 14 is connected to ground, and the drain terminals of the power switches 12, 14 are coupled together to define a phase node. An output inductor 16 is coupled in series between the phase node and the terminal providing the  
20 output voltage  $V_o$ , and a capacitor 18 is coupled in parallel with the resistive load  $R_{load}$ . Respective drivers 22, 24 alternately drive the gate terminals of the power switches 12, 14. In turn, the drivers 22, 24 are controlled by digital control circuit 30 (described below). The opening and closing of the power switches 12, 14 provides an intermediate voltage having a generally rectangular waveform at the phase node, and the filter  
25 formed by the output inductor 16 and capacitor 18 converts the rectangular waveform into a substantially DC output voltage  $V_o$ .

The digital control circuit 30 receives a feedback signal from the output portion of the power supply 10. As shown in Fig. 1, the feedback signal corresponds to the output

voltage  $V_o$ , though it should be appreciated that the feedback signal could alternatively (or additionally) correspond to the output current drawn by the resistive load  $R_{load}$  or any other signal representing a parameter to be controlled by the digital control circuit 30. The feedback path may further include a voltage divider (not shown) to reduce the 5 detected output voltage  $V_o$  to a representative voltage level. The digital control circuit 30 provides a pulse width modulated waveform having a duty cycle controlled to regulate the output voltage  $V_o$  (or output current) at a desired level. Even though the exemplary power supply 10 is illustrated as having a buck converter topology, it should be understood that the use of feedback loop control of the power supply 10 using the 10 digital control circuit 30 is equally applicable to other known power supply topologies, such as boost and buck-boost converters in both isolated and non-isolated configurations, and to different control strategies known as voltage mode, current mode, charge mode and/or average current mode controllers.

More particularly, the digital control circuit 30 includes analog-to-digital converter 15 (ADC) 32, digital controller 34, and digital pulse width modulator (DPWM) 36. The ADC 32 further comprises a windowed flash ADC that receives as inputs the feedback signal (i.e., output voltage  $V_o$ ) and a voltage reference (Ref) and produces a digital voltage error signal ( $VE_{dk}$ ) representing the difference between the inputs (Ref -  $V_o$ ). The digital controller 34 has a transfer function  $G(z)$  that transforms the voltage error signal  $VE_{dk}$  to 20 a digital output provided to the DPWM 36, which converts the signal into a waveform having a proportional pulse width ( $PWM_k$ ). As discussed above, the pulse-modulated waveform  $PWM_k$  produced by the DPWM 36 is coupled to the gate terminals of the power switches 12, 14 through the respective drivers 22, 24.

Fig. 2 depicts an exemplary windowed flash ADC 40 for use in the digital control 25 circuit 30. The ADC 40 receives as inputs the voltage reference Ref and the output voltage  $V_o$ . The voltage reference is applied to the center of a resistor ladder that includes resistors 42A, 42B, 42C, 42D connected in series between the reference voltage terminal and a current source connected to a positive supply voltage ( $V_{DD}$ ), and resistors 44A, 44B, 44C, 44D connected in series between the reference voltage

terminal and a current source connected to ground. The resistors each have corresponding resistance values to define together with the current sources a plurality of voltage increments ranging above and below the voltage reference Ref. The magnitude of the resistance values and/or current sources can be selected to define the LSB 5 resolution of the ADC 40. An array of comparators is connected to the resistor ladder, including a plurality of positive side comparators 46A, 46B, 46C, 46D and a plurality of negative side comparators 48A, 48B, 48C, 48D. The positive side comparators 46A, 46B, 46C, 46D each have a non-inverting input terminal connected to the output voltage V<sub>o</sub>, and an inverting input terminal connected to respective ones of the resistors 42A, 10 42B, 42C, 42D. Likewise, the negative side comparators 48A, 48B, 48C each have a non-inverting input terminal connected to the output voltage V<sub>o</sub>, and an inverting input terminal connected to respective ones of the resistors 44A, 44B, 44C, 44D. Negative 15 side comparator 48D has a non-inverting input terminal connected to ground and the inverting input terminal connected to the output voltage V<sub>o</sub>. It should be appreciated that a greater number of resistors and comparators may be included to increase the number of voltage increments and hence the range of the ADC 40, and that a limited number of resistors and comparators is shown in Fig. 2 for exemplary purposes only.

The ADC 40 further includes a logic device 52 coupled to output terminals of comparators 46A, 46B, 46C and 48A, 48B, 48C. The logic device 52 receives the 20 comparator outputs and provides a multi-bit (e.g., 4-bit) parallel output representing the digital voltage error VEd<sub>k</sub>. By way of example, an output voltage V<sub>o</sub> that exceeds the reference voltage Ref by one and a half voltage increments would cause the outputs of comparators 46B, 46A, 48A, 48B, and 48C to go high, while the outputs of comparators 46C, 46D and 48D remain low. The logic device 52 would interpret this as logic level 9 25 (or binary 1001) and produce an associated voltage error signal VEd<sub>k</sub>. It should be understood that the voltage reference Ref is variable so as to shift the window of the ADC 40. If the output voltage V<sub>o</sub> exceeds the highest voltage increment of the resistor ladder, the output terminal of comparator 46D provides a HIGH saturation signal. Similarly, if the output voltage V<sub>o</sub> is lower than the lowest voltage increment of the

resistor ladder, the output terminal of comparator 48D provides a LOW saturation signal.

In a conventional windowed flash ADC, the resistors 44A, 44B, 44C, 44D have equal values so as to define a plurality of n voltage references equally spaced above and below the reference voltage Ref. The n comparators 46A, 46B, 46C and 48A, 48B, 48C compare the actual output voltage  $V_o$  against the n voltage references and generate a corresponding "thermometer" code, such that comparators 0 to X have an output of one and comparators X+1 to n have an output of zero, with X depending on the voltage amplitude of the  $V_o$  signal.

It should be appreciated that the range that the windowed flash ADC 40 is able to convert into a digital signal is limited by the step size between each reference voltage and the number of comparators. In order to keep the circuit complexity to a reasonable level, an exemplary implementation may include sixteen comparators. The step size of the circuit should be kept low enough (e.g., 5 mV) by selecting appropriate values of the resistors to provide enough resolution in the feedback loop. The step size directly relates to the output voltage static regulation and also the noise added to the output voltage due to the quantization of the error signal. With sixteen comparators and a 5 mV step size, the overall window is only  $\pm 40$  mV. In the event of a sudden and large current change on the output of the power supply 10 (e.g., due to load current changes), the dynamic voltage excursion can easily exceed 40 mV. In that case, the ADC 40 saturates and the voltage error signal  $V_{Ed_k}$  is no longer linear, i.e., it is not proportional to the actual error. As discussed above, the output terminal of comparator 46D provides a HIGH saturation signal to reflect this saturation condition.

Fig. 4 illustrates a graph depicting a linear ADC transfer function in accordance with a conventional windowed flash ADC. The horizontal dimension of the graph reflects the analog error signals input to the logic device 52 and the vertical dimension reflects the digital output from the logic device. As shown, there is a linear relationship between the input analog error signal and the digital output of the ADC within the conversion window due to selection of resistors having uniform values that provide

equal voltage increments and the mapping of the digital output values to the input error signal in uniform increments. As a result, the practical window size of the ADC is fairly limited, which has certain disadvantages. Namely, it makes the feedback system non-linear during large and sudden load changes, which tends to make it difficult to  
5 guarantee stability in such conditions. In addition, when the correction to the output due to saturation changes so much that it falls immediately into the opposite saturation, the circuit can become unstable and produce a limit cycle oscillation between the ADC window boundaries.

Fig. 5 illustrates a graph depicting an ADC transfer function in which the step size  
10 is changed in accordance with an embodiment of the invention. As in Fig. 4, the horizontal dimension of the graph reflects the analog error signals input to the logic device 52 and the vertical dimension reflects the digital output of the logic device. The step size is increased in the region adjacent to the boundary of the ADC window by using different resistor values in the boundary regions. In addition, the logic device 52  
15 is changed such that the “temperature” code out of the comparators is mapped into a digital number matching the increased step size at the boundary of the window. This keeps the overall transfer function of the ADC linear. While the window is enlarged overall, the gain is substantially unaffected. The decreased resolution at the ADC boundary regions is acceptable since the steady state voltage of the ADC will always be  
20 around zero error (assuming a controller transfer function with a pole at zero). At zero error, the resolution is the same as with the previous embodiment and therefore stability and output voltage precision is unaffected. The larger step size of the ADC only affects the circuit during large dynamic changes, i.e., step increases or decreases in load current). Since this is a dynamic process, the precision of the regulation is not  
25 important, but by providing a gain number proportional to the actual error the overall stability of the circuit is improved.

The embodiment of Fig. 5 illustrates the use of two different step sizes, i.e., a first step size in the center of the ADC window and a second, larger step size in the peripheral region of the window. It should be appreciated that there may alternatively

be a plurality of intermediary gradations of step size ranging from the first step size in the center of the ADC window to the second step size at the periphery. Each of these gradations of step size would nevertheless be mapped into digital numbers matching the corresponding step size to keep the overall transfer function of the ADC linear.

5 While the ADC transfer function of Fig. 5 increases the ADC window size to improve stability robustness and provides a linear relationship between ADC input and output over a larger window size, it does not provide faster settling time during transient regulation conditions. In the embodiment of Fig. 6, the transfer function is further modified to increase the step size at the window boundary as in the preceding  
10 embodiment, and also the transfer function is made non-linear toward the window boundary so that the error reported to the controller 36 is larger than the actual value. In the center of the window, the step size and mapping to the digital number is as in the preceding embodiments. But, at the peripheral region of the window, the magnitude of the digital output is increased out of proportion with the step increases of the analog  
15 input. The non-linear mapping in the peripheral region of the window helps to speed up the feedback loop for large dynamic errors without altering the small signal stability in steady state conditions. As in the preceding embodiment, the horizontal dimension of the graph reflects the analog error input to the logic circuit 52 and the vertical dimension reflects the digital output of the logic circuit. It should be appreciated that there may be  
20 a plurality of gradations of step size and mapping to the digital numbers at the periphery of the ADC window.

Returning now to Fig. 3, a digital controller having a digital filter and ADC 62 is depicted. The digital filter further comprises an infinite impulse response (IIR) filter that produces an output  $PWM'_k$  from previous voltage error inputs  $VEd_k$  and previous  
25 outputs  $PWM'_k$ . As discussed above, ADC 40 provides the voltage error inputs  $VEd_k$ . The digital filter outputs  $PWM'_k$  are provided to the digital pulse width modulator (DPWM) 36, which provides the pulse width modulated control signal ( $PWM_k$ ) to the power supply power switches.

The IIR filter is illustrated in block diagram form and includes a first plurality of delay registers 72, 74, ..., 76 (each labeled  $z^{-1}$ ), a first plurality of mathematical operators (multipliers) with coefficients 71, 73, ..., 77 (labeled C0, C1, ..., Cn), a second plurality of mathematical operators (adders) 92, 94, 96, a second plurality of delay registers 82, 84, ..., 86 (each labeled  $z^{-1}$ ), and a third plurality of mathematical operators (multipliers) with coefficients 83, 87 (labeled B1, ..., Bn). Each of the first delay registers 72, 74, 76 holds a previous sample of the voltage error VEd<sub>k</sub>, which is then weighted by a respective one of the coefficients 71, 73, 77. Likewise, each of the second delay registers 82, 84, 86 holds a previous sample of the output PWM'<sub>k</sub>, which is then weighted by a respective one of the coefficients 83, 87. The adders 92, 94, and 96 combine the weighted input and output samples. It should be appreciated that a greater number of delay registers and coefficients may be included in the IIR filter, and that a limited number is shown in Fig. 3 for exemplary purposes only. The digital filter structure shown in Fig. 3 is an exemplary implementation of the following transfer function G(z):

$$G(z) = \frac{PWM(z)}{VEd(z)} = \frac{C_0 + C_1 \cdot z^{-1} + C_2 \cdot z^{-2} + \dots + C_n \cdot z^{-n}}{1 - B_1 \cdot z^{-1} - B_2 \cdot z^{-2} - \dots - B_n \cdot z^{-n}}$$

The error controller 62 receives a plurality of input signals reflecting error conditions of the ADC 40 and the digital filter. Specifically, the error controller 62 receives the HIGH and LOW saturation signals from the ADC 40 reflecting that the output voltage V<sub>o</sub> is above and below the voltage window of the ADC, respectively. Each of the mathematical operators (adders) 92, 94, 96 provides an overflow signal to the error controller 62 reflecting an overflow condition (i.e., carry bit) of the mathematical operators. The digital filter further includes a range limiter 81 that clips the output PWM'<sub>k</sub> if upper or lower range limits are reached. In that situation, the range limiter 81 provides the error controller 62 with a corresponding limit signal.

The error controller 62 uses these input signals to alter the operation of the digital filter in order to improve the responsiveness of the digital filter to changing load conditions. The error controller 62 is coupled to each of the first plurality of delay

registers 72, 74, 76 and second plurality of delay registers 82, 84, 86 to enable the resetting and/or presetting of the value stored therein. As used herein, "resetting" refers to the setting of the value to an initial value (e.g., zero), whereas "presetting" refers to the setting of the value to another predetermined number. Particularly, the error  
5 controller 62 can replace the previous samples of the voltage error  $V_{Ed_k}$  and output  $PWM'_k$  with predetermined values that change the behavior of the power supply. The digital controller further includes multiplexer 64 that enables selection between the  $PWM'_k$  output signal and a predetermined output signal provided by the error controller 62. A select signal provided by the error controller 62 determines which signal passes  
10 through the multiplexer 64. When the ADC 40 goes into HIGH or LOW saturation, the error controller 62 sets the  $PWM'_k$  signal to a specific predetermined value (or sequence of values that are dependent in part on the previous samples) by controlling the multiplexer 64. In order to recover smoothly from such a condition, the error controller can also alter the delayed input and output samples by reloading the first plurality of  
15 delay registers 72, 74, 76, and second plurality of delay registers 82, 84, 86. This will assure a controlled behavior of the feedback loop as the ADC 40 recovers from saturation.

By way of example, if the ADC 40 experiences a positive saturation, i.e., the LOW signal changing from a low state to a high state, the  $PWM'_k$  sample can be reset  
20 to zero to help to reduce the error. By resetting the  $PWM'_k$  sample to zero, the pulse width delivered to the high side power switch 12 of the power supply 10 goes to zero, effectively shutting off power to the resistive load 20 (see Fig. 1). In order to recover from this situation smoothly, the samples  $PWM'_{k-1}$ ,  $PWM'_{k-2}$ , ...,  $PWM'_{k-n}$  can also be reset to zero or preset to another value in order to allow a smooth recovery. Likewise, if  
25 the ADC 40 experiences a negative saturation, i.e., the HIGH signal changing from a low state to a high state, the  $PWM'_k$  sample can be preset to a maximum value to increase the pulse width delivered to the high side power switch 12 to reduce the error. Also, when an internal numeric overflow of the digital filter occurs, the error controller 62

can take actions to prevent uncontrolled command of the power switches of the power supply, such as altering the input and output samples of the digital filters.

Having thus described a preferred embodiment of a method for digitally controlling a switched mode power supply, it should be apparent to those skilled in the art that certain advantages of the system have been achieved. It should also be appreciated that various modifications, adaptations, and alternative embodiments thereof may be made within the scope and spirit of the present invention. The invention is further defined by the following claims.